

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/816,052	03/31/2004	Thomas A. Piazza	42P19136	9615
	7590 02/06/2008 KOLOFF TAYLOR &	EXAMINER		
1279 OAKMEAD PARKWAY			CRAWFORD, JACINTA M	
SUNNYVALE	SUNNYVALE, CA 94085-4040		ART UNIT	PAPER NUMBER
			2628	
			MAIL DATE	DELIVERY MODE
			02/06/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/816,052	PIAZZA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Jacinta Crawford	2628			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period was reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be ting will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 05 No	<u>ovember 2007</u> .				
2a) This action is FINAL . 2b) ⊠ This	This action is FINAL . 2b)⊠ This action is non-final.				
• • • • • • • • • • • • • • • • • • • •	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims	•				
4) Claim(s) 1-27 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-27 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on is/are: a) ☒ accomplicated may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. Se ion is required if the drawing(s) is of	ee 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:	Date			

Application/Control Number: 10/816,052 Page 2

Art Unit: 2628

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Andrews et al. (US 2005/0122339).

As to claim 1, Andrews et al. disclose a graphics processor, comprising: a multithreading, multi-core graphics engine to process pixel data (Figure 1, 102: note CPU1, CPU2, ...CPUn denotes multi-core; Figure 2 shows threads); a render-cache, readily accessible to the graphics engine, to store pixel data (Figure 1, cache systems 116, 118, and 120 accessible to processor 102; [0042]); and a render-cache controller to maintain the order in which each

thread is dispatched to the graphics engine [0066], and maintaining data coherency between the render-cache and a main memory [0050].

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 2, 3, 5, and 23-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews et al. (US 2005/0122339) in view of Chrysos et al. (US 6,549,930).

As to claim 2, Andrews et al. disclose the graphics processor including: raster logic (data generating logic) to generate threads, each thread including at least one cache-line address indicating the location of pixel data in the render-cache (Figure 3, 302, 304; [0059], lines 1-18), disclose dispatching threads (Figure 5), and disclose a cache line address to have a validity to indicate information to be valid or invalid [0064], but does not expressly disclose a

thread dispatcher to dispatch each thread to the graphics engine only when the render-cache controller indicates that the at least one cache-line address is valid.

Page 4

Chrysos et al. disclose a thread dispatcher to dispatch each thread to the graphics engine only when the render-cache controller indicates that the at least one cache-line address is valid (column 9, lines 20-67; column 10, lines 25-28 notes instructions being valid).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Andrews et al.'s system with Chrysos et al.'s thread dispatcher to maintain order of how threads are transferred within a system so that threads are properly executed.

As to claim 3, Andrews et al. disclose the graphics processor wherein the multithreading, multi-core graphics engine is to process pixel data for rendering 3D graphics [0033].

As to claim 5, Andrews et al. modified with Chrysos et al. disclose the graphics processor wherein the render-cache controller is to block a thread from dispatching to the graphics engine if the thread specifies a cache-line address

of the render-cache containing a pixel in flight (Andrews, [0070]; Chrysos, column 14, line 53 thru column 15, line 3).

As to claim 23, Andrews et al. disclose a portable media device comprising: a main memory (Figure 1, 130); a graphics processor (Figure 1, 102), the graphics processor comprising a multithreading, multi-core graphics engine to generate graphics by processing pixel data (Figure 1, 102: note CPU1, CPU2, ...CPUn denotes multi-core; Figure 2 shows threads), a render-cache to store pixel data (Figure 1, cache systems 116, 118, and 120 accessible to processor 102; [0042]), and a render-cache controller to maintain the order in which threads are dispatched to the graphics engine [0066], and maintaining data coherency between the render-cache and a main memory [0050].

Andrews et al. do not disclose a battery to provide power to the CPU, the main memory, and the graphics processor. However, it would have been obvious that a system need some source of power supply in order for the components of the system to function at all.

As to claim 24, the portable media player comprising:
a liquid crystal display to display the graphics generated by the graphics processor.

The Examiner takes official notice as to the liquid crystal display.

It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate a liquid crystal display rather than some other type of display, such as a CRT since liquid crystal displays are known to be more efficient, less power consumption, and smaller in size.

As to claim 25, Chrysos et al. modified with Andrews et al. disclose the portable media player wherein the graphics processor further comprises a raster logic (data generating logic) to generate threads, each thread including at least one cache-line address indicating the location of pixel data in the render-cache (Figure 3, 302, 304; [0059], lines 1-18, Andrews), and a thread dispatcher to dispatch each thread to the graphics engine only when the render-cache controller indicates that the at least one cache-line address is valid (Chrysos, column 9, lines 20-67; column 10, lines 25-28 notes instructions being valid)

5. Claims 4, 6-10, 26, and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andrews et al. (US 2005/0122339) and Chrysos et al. (US 6,549,930) as applied to claims 2 and 25 above, and further in view of Hussain (US 2004/0233208).

As to claim 4, Andrews et al. modified with Chrysos et al. disclose using the cache system including the hit/miss logic (column 3, lines 35-39, Merchant), indicating whether a bit is valid ([0064], lines 10-13, Andrews) and the pixel data stored at the at least one cache-line address is not in-flight (Chrysos, column 14, lines 53 thru column 15, line 3), but do not expressly disclose the graphics processor wherein the at least one cache-line address is valid if the render-cache controller indicates a cache hit during a look-up operation.

Hussain discloses the graphics processor wherein the at least one cache-line address is valid if the render-cache controller indicates a cache hit during a look-up operation ([0043]: note that the tag comparison of a pixel in memory with a current pixel is interpreted as a "lookup operation").

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Andrews et al. modified with Chrysos et al.'s system to perform a lookup operation as way to properly execute pixels.

As to claim 6, Andrews et al. modified with Chrysos et al. disclose a cache system (Figure 1, 116, 118, 120, Andrews) and indicating that pixel data is in flight (Chrysos, column 14, lines 53 thru column 15, line 3), but do not disclose the graphics processor wherein the render-cache controller comprises: a content addressable memory to map pixel coordinates to a cache-line address

of the render-cache, the address specifying a location in the render-cache where pixel data corresponding to the pixel coordinates is stored; a pixel mask array having a bit for every entry of the content addressable memory, each bit to indicate whether previously allocated pixel data is in flight; and, a cache-line status array with a bit for every entry of the content addressable memory, each bit to indicate the availability of a cache-line in the render-cache.

Hussain discloses the graphics processor wherein the render-cache controller comprises: a content addressable memory (tag compare unit) to map pixel coordinates to a cache-line address of the render-cache [0043], the address specifying a location in the render-cache where pixel data corresponding to the pixel coordinates is stored (it is obvious that addresses specify a particular location in memory);

a pixel mask array (cache) having a mask bit for every entry of the content addressable memory, each mask bit to indicate previously allocated pixel data [0043]; and, a cache-line status array (cache) with a status bit for every entry of the content addressable memory, each status bit to indicate the availability of a cache-line in the render-cache ([0044] thru [0046]).

It would have been obvious to one of ordinary skill in the art at the time of the invention to further modify Chrysos et al. modified with Andrews et al's cache

system with Hussain cache system since using bits common way of allocating data that is read and written to cache which maintains coherency of the memory for future processing.

As to claim 7, Andrews et al. disclose the graphics processor wherein the render-cache controller further comprises a pipeline interface to receive cacheline addresses when the graphics engine reads from or writes to the render-cache (Figure 1, note all the arrows denotes a means of transferring data throughout the processor).

As to claim 8, Andrews et al. modified with Chrysos et al. disclose the graphics processor wherein the render-cache controller maintains the in-flight status of pixel data stored in the render-cache by receiving the cache-line addresses from the pipeline interface (Chrysos, column 14, lines 53 thru column 15, line 3).

As to claim 9, Andrews et al. modified with Chrysos et al. disclose the graphics processor wherein the render-cache controller changes the status of pixel data stored at a particular cache-line address to indicate that the pixel data is inflight when the render-cache controller receives the address of the cache-line via the pipeline when the graphics engine reads the pixel data from the cache-

line associated with the cache-line address (Andrews, [0064]; Chrysos, column 10, lines 14-67; column 14, lines 53 thru column 15, line 3).

As to claim 10, Andrews et al. modified with Chrysos et al. disclose the graphics processor wherein the render-cache controller changes the status of pixel data stored at a particular cache-line address to indicate that the pixel data is no longer in flight when the render-cache controller receives the address of the cache-line via the pipeline when the graphics engine writes the pixel data to the cache-line associated with the cache-line address (Andrews, [0064]; Chrysos, column 10, lines 14-67; column 14, lines 53 thru column 15, line 3).

As to claim 26, Andrews et al. modified with Chrysos et al. disclose using the cache system including the hit/miss logic (column 18, lines 13-22, Chrysos) indicating whether a bit is valid ([0064], lines 10-13, Andrews), and the pixel data stored at the at least one cache-line address is not in-flight (Andrews, [0064]; Chrysos, column 10, lines 14-67; column 14, lines 53 thru column 15, line 3), but do not expressly disclose the portable media player having a graphics processor wherein the at least one cache-line address is valid if the render-cache controller indicates a cache hit during a look-up operation.

Hussain discloses the graphics processor wherein the at least one cache-line address is valid if the render-cache controller indicates a cache hit during a look-up operation ([0043] note that the tag comparison of a pixel in memory with a current pixel is interpreted as a "lookup operation").

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Andrews modified with Merchant's system to perform a lookup operation as way to properly execute pixels.

As to claim 27, Andrews et al. disclose the portable media player wherein the graphics engine is to generate 3D graphics [0033].

6. Claims 11-13, 15-20, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hussain (US 2004/0233208) in view of Chrysos et al. (US 6,549,930).

As to claim 11, Hussain disclose a render-cache controller comprising:

a content addressable memory (tag compare unit) to map pixel coordinates to a
cache-line address of a render-cache [0043], the cache-line address specifying
a location in the render-cache where pixel data corresponding to the pixel
coordinates is stored (it is obvious that addresses specify a particular location

Application/Control Number: 10/816,052

Art Unit: 2628

in memory);

a pixel mask array (cache) having a <u>mask</u> bit for every entry of the content addressable memory, each <u>mask</u> bit to indicate previously allocated pixel data [0043]; and, a cache-line status array (cache) with a <u>status</u> bit for every entry of the content addressable memory, each <u>status</u> bit to indicate the availability of a cache-line in the render-cache ([0044] thru [0046]).

Page 12

Hussain differs from the invention defined in claim 11 in that Hussain does not disclose indicating that pixel data is in flight.

Merchant et al. disclose indicating pixel data is in flight (Figure 5, 505).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hussain's render cache controller with Chrysos et al's indicating pixel data is in flight to improve the efficiency of the system by rendering data in the order that it should be executed.

As to claim 12, Hussain et al. disclose the render-cache controller comprising: a pipeline interface to receive a cache-line address when a graphics engine reads or writes pixel data to the render-cache [0043].

As to claim 13, Hussain modified with Chrysos et al. disclose the render-cache controller wherein the pixel mask array (cache) is to set the mask bit corresponding with a cache-line address of the render-cache when the pixel data stored at the cache-line address is read by the graphics engine and the cache-line address is received by the render-cache controller via the pipeline interface ([0046] thru [0048], Hussain), the set mask bit indicating that the pixel data read from the cache-line address is in flight (column 14, line 53 thru column 15, line 3, Chrysos).

As to claim 15, Chrysos et al. disclose the render-cache controller wherein the content addressable memory blocks the thread dispatcher from dispatching threads generated by raster logic if the threads include cache-line addresses of the render-cache containing the pixel data in flight (column 26, line 54 thru column 27, line 20).

As to claim 16, Hussain modified with Chrysos et al. disclose the render-cache controller wherein the pixel mask array indicates whether cache-line addresses included in the thread are associated with the pixel data in flight (column 14, line 53 thru column 15, line 3, Chrysos).

As to claim 17, Chrysos et al. disclose the render-cache controller wherein the pixel data is in flight if it has been read by the graphics engine more recently

than it has been written to the render-cache (column 14, line 53 thru column 15, line 3).

It would have been obvious for a pixel to be read from memory more recently than written to memory because the pixel has to be written to memory first and then read out by the graphics engine to be processed and executed which makes the pixel still in flight until it executed or retired.

As to claim 18, Hussain discloses a method to pre-allocate pixel data to a render-cache, the method comprising:

checking a content addressable memory (tag compare unit) to determine whether pixel data for a particular pixel has been previously allocated to the render-cache (Figure 6, 610; [0043]);

if the pixel data for the particular pixel has not been previously allocated to the render-cache then checking the cache-line status array (cache) to determine an address of an available cache-line in the render-cache (Figure 6, 620), evicting pixel data from the address of the available cache-line, writing the pixel data to the address of the available cache-line in the render-cache, and setting a bit in a pixel mask array (cache) to indicate that the pixel data written to the address of the available cache-line is valid (Figure 6; [0044] thru [0050]).

Hussain differs from the invention defined in claim 18 in that Hussain does not disclose if the pixel data for the particular pixel has been previously allocated to the render-cache then checking a pixel mask array to determine whether the previously allocated pixel data is in flight, stalling, if the previously allocated pixel data is in flight, and dispatching a thread to the graphics engine if the previously allocated pixel data is not in-flight.

Chrysos et al. disclose if the pixel data for the particular pixel has been previously allocated to the render-cache then checking a pixel mask array to determine whether the previously allocated pixel data is in flight, stalling, if the previously allocated pixel data is in flight and dispatching a thread to the graphics engine if the previously allocated pixel data is not in-flight (column 14, line 53 thru column 15, line 3; column 26, line 54 thru column 27, line 20).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hussain's render cache controller with Chrysos et al's indicating pixel data is in flight to improve the efficiency of the system by rendering data in the order that it should be executed.

As to claim 19, Hussain discloses the method wherein checking the content addressable memory to determine whether pixel data for a particular pixel has

Application/Control Number: 10/816,052 Page 16

Art Unit: 2628

been previously allocated to the render-cache includes comparing the X and Y coordinates of the particular pixel to X and Y coordinates of pixel data stored in the content addressable memory and determining that the pixel data has been previously allocated if the comparison results in a match [0043].

As to claim 20, Hussain discloses the method wherein checking a cache-line status array (cache) to determine an address of an available cache-line in the render-cache includes selecting an available cache-line based on a cache-line selection algorithm ([0044]).

As to claim 22, Hussain disclose the method wherein evicting pixel data from the address of the available cache-line includes writing the pixel data to a memory ([0048] and [0049]).

7. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hussain (US 2004/0233208) in view of Chrysos et al. (US 6,549,930), and further in view of Baylor et al. (US 2002/0078124).

As to claim 14, Hussain modified with Chrysos et al. disclose the render-cache controller wherein the pixel mask array is to set a bit corresponding with a cache-line address of the render-cache when the pixel data stored at the cache-

Page 17 Application/Control Number: 10/816,052

Art Unit: 2628

line address is read by the graphics engine and the cache-line address is received by the render-cache controller via the pipeline interface ([0046] thru [0048], Hussain), the set bit indicating that the pixel data read from the cacheline address is in flight (Chrysos, column 14, line 53 thru column 15, line 3), but do not expressly disclose resetting a bit indicating that the pixel data written to the cache-line address.

Baylor discloses resetting a bit indicating that the pixel data written to the cache-line address [0042].

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hussain modified with Chrysos et al.'s method of rendering cache by using bits as a way to allocate data that is read and written to cache which maintains coherency of the memory for future processing.

Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over 8. Hussain (US 2004/0233208) in view of Chrysos et al. (US 6,549,930), and further in view of Andrews et al. (US 2005/0122339).

As to claim 21, Andrews et al. disclose the method wherein the cache-line selection algorithm is based on a least recently used selection algorithm [0067].

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hussain modified with Chrysos et al's system with Andrew et al.'s selection algorithm to keep accesses to memory for cache line that are used for multiple rendering at a minimum for faster processing and execution.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jacinta Crawford whose telephone number is (571) 270-1539. The examiner can normally be reached on M-F 8:00a.m. - 5:00p.m. EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Xiao Wu can be reached on (571) 272-7761. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/816,052 Page 19

Art Unit: 2628

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JMC C

XIAO WU SUPERVISORY PATENT EXAMINER